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Abstract—Recently, a multilevel cascaded converter fed with
a single dc source has been presented. An analysis of the steady
state working limits of this type of converter is presented in this
paper. Limits of the maximum output voltage and the minimum
and maximum loading conditions for a stable operation of the
converter are addressed. In this paper, a way to achieve any dc
voltage ratio (inside the stable operation area of the converter)
between the H-bridges of the single dc source cascaded H-bridge
converter is presented. The proposed dc voltage ratio control is
based on a time domain modulation strategy that avoids the use
of the inappropriate states to achieve the dc voltage ratio control.
The proposed technique is a feed-forward modulation technique
which takes into account the actual dc voltage of each H-bridge of
the converter leading to output waveforms with low distortion. In
this way, the dc voltage of the floating H-bridge can be controlled
whilst the output voltage has low distortion independently of
the desired dc voltage ratio. Experimental results from a two-
cell cascaded converter are presented in order to validate the
proposed dc voltage ratio control strategy and the introduced
concepts.
Index Terms—Multilevel systems, Modulation, Voltage Control.
I. INTRODUCTION
MULTILEVEL cascaded H-bridge converters (CHB)have been a focus of research since they were first
presented in 1975 [1]. This interest is due to their advantages
compared to other multilevel converter topologies in terms of
minimum number of devices, modularity, reliability and fault
tolerance. CHB have been successfully applied in applications
where a high number of levels are required [2]–[5]. A multi-
level CHB is composed by a series connection of H-bridges,
also called cells. The dc link voltage ratio of a CHB is defined
as the relation between the dc link voltages of the cells of
the converter. Note that, a converter with dc voltage ratio k:1
in a two-cell CHB means that VC1=kVC2. Depending on the
number of cells in the power converter and the dc voltage ratio
between the cells, the number of possible output voltage levels
changes. In previous works, dc voltage ratios 1:1, 2:1 and 3:1
have been studied and the number of levels achieved by these
power converter topologies has been determined [6].
Recently, multilevel CHB fed using only a single dc source
have been introduced for applications such as renewable
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energy and motor drives [7]–[10]. This power converter is
called in this paper SDC-CHB and, as an example, the two-
cell SDC-CHB is shown in Fig. 1. The upper H-bridge dc
voltage is constant and the floating dc voltage VC2 has to be
controlled by the switching of the power converter. The dc
voltage ratio of the two-cell SDC-CHB shown in Fig. 1 is k:1
fulfilling that
VC2 =
VC1
k
. (1)
Selective harmonic elimination methods have been usually
applied to the two-cell SDC-CHB in order to achieve good
low harmonic distortion response [7]–[9]. On the other hand,
a hybrid modulation technique has been used in [10]. However,
in all the previous works, only dc voltage ratios equal to
2:1 were used [7]–[10]. In front of this fact, the dc voltage
control strategy proposed in this paper can achieve any dc
voltage ratio if the stable operation is possible (see section
V). In addition, previous modulation techniques do not take
into account errors in the dc voltages of the CHB and this
fact leads to distorted output voltage and current waveforms.
This distortion can be attenuated using a modulation technique
based on the feed-forward concept [11]–[14]. This paper uses
the feed-forward modulation technique applied to CHB (and
called 1D-FFSVM) introduced in [15] which can be applied
to the SDC-CHB.
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Fig. 1. Two-cell single-phase CHB fed using only an external dc source
(SDC-CHB). Voltage VC2 is a floating voltage.
The structure of this paper is the following: In section II a
brief introduction of the state of the art of the modulation
techniques for the SDC-CHB is addressed. In section III,
the 1D-FFSVM technique is summarized. This technique is
applied in section IV where the proposed voltage control tech-
nique depending on the desired voltage ratio k:1 is described.
In order to complete the study and to determine the limits of
the proposed dc voltage control strategy, an analysis of the
maximum output phase voltage and the possible loading con-
ditions that achieve a stable operation is presented in section V.
The experimental results of the proposed modulation technique
including the dc voltage ratio control are shown in section VI.
Finally, in section VII the conclusions of the proposed work
are addressed.
II. MODULATION TECHNIQUES AND DC VOLTAGE RATIO
CONTROL FOR MULTILEVEL CHB AND SDC-CHB
Different multilevel modulation techniques for CHB have
been presented in the literature. Many of these techniques have
been extended from classic pulse width modulation (PWM)
[16], [17], space-vector modulation (SVM) methods [18]–[21]
and selective harmonic elimination (SHE) techniques [22]–
[25]. Related with the SDC-CHB topology, previous works
have used SHE techniques with a reduced number of switching
angles [7], [8] or hybrid modulation techniques reducing the
commutations of the fixed dc voltage H-bridge of the converter
[10]. All these modulation techniques achieve good results
obtaining good harmonic spectrum results and controlling the
floating dc voltage.
In this work, a particularization of the time domain mod-
ulation technique 1D-FFSVM is applied. This time domain
modulation can be considered as a SVM technique because is
based on the generation of the reference voltage determined
by the controller as an average of the discrete output voltages
that can be achieved by the power converter. As in the SVM
techniques, the discrete switching states of a power converter
are placed in a control region reducing the modulation strategy
to a geometrical problem. The control region of a single-
phase CHB converter can be represented as a 1D control
region using the phase voltage Vab as the control variable
[21], [26]. The output of the H-bridgei can take any of three
different output voltages (−VCi,0,VCi), defined as H-bridge
states 0, 1 and 2 respectively. In the single-phase two-cell
SDC-CHB, up to nine output voltages can be achieved and
they are summarized in Table I where has been imposed that
VC1=E. Using Table I it is possible to represent the control
region of the single-phase two-cell SDC-CHB for any value
of the floating dc voltage VC2. The control region is plotted
mapping the states created by the variation in the dc voltages
of the cells [15]. For instance, the control region of the two-
cell SDC-CHB with dc voltage ratios 1:1 (VC1=VC2=E) and
1.66:1 (VC1=E,VC2=0.6E) are represented in Fig. 2. In the
control region representation, switching state XY means that
the upper H-bridge has state X and the lower H-bridge has
state Y.
From Fig. 2, if the dc voltage ratio is 1:1 the presence
of redundant switching vectors is clear [21]. The shadowed
TABLE I
TWO-CELL SDC-CHB SWITCHING STATES.
Upper H-bridge Lower H-bridge Phase Voltage
State State (Vab)
0 0 −E − VC2
0 1 −E
1 0 −VC2
0 2 −E + VC2
1 1 0
2 0 E − VC2
1 2 VC2
2 1 E
2 2 E + VC2
Redundant switching states
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Fig. 2. 1D Control region of the single-phase two-cell SDC-CHB. From top
to bottom: a) VC1=VC2=E (ratio 1:1) b) VC1=E, VC2=0.6E (ratio 1.66:1).
switching states are redundant because they achieve the same
voltage Vab and therefore are located in the same position
of the control region. For instance, considering dc voltage
ratio 1:1 two different switching states (10 and 21) achieve
Vab=E. This redundancy property can be used to control the
dc voltages of the power converter as is shown in [21] for
different multilevel converter topologies.
The control of the dc voltage ratio in the SDC-CHB using
the redundancy property has been introduced in previous
works achieving dc voltage ratio 2:1 [7]–[10]. However, in
this work, any dc voltage ratio is considered if the stable
operation can be achieved (see section V). The redundancy
property is lost when the dc voltage ratio is different of 1:1 or
2:1. Therefore, the redundancy can not be used as a general
tool to achieve any dc voltage ratio control of the SDC-CHB.
In order to solve this problem, the 1D-FFSVM technique is
applied to the SDC-CHB.
III. 1D-FFSVM TECHNIQUE FOR MULTILEVEL CHB
The concept of the feed-forward modulation introduced in
[11] was used to develop a simple feed-forward modulation
called 1D-FFSVM for the single-phase CHB. A feed-forward
modulation technique is based on the calculation of the control
region of the power converter taking into account the actual
dc voltages of the capacitors of the power converter. The
calculations of the switching sequence and the switching times
are made using this control region determined online. Using
the 1D-FFSVM technique, any voltage unbalance does not
affect the output voltage of the converter because the actual dc
voltages VC1 and VC2 are taken into account in the modulation
process. In this way, if a dc voltage unbalance is present,
the undesirable distortion in the output voltage and current
waveforms is reduced. In this paper, as the desired dc voltage
ratios could be non integer numbers, the 1D-FFSVM technique
is very suitable to be applied to the two-cell SDC-CHB. In
this way, the desired output sinusoidal waveforms with low
distortion are generated for any value of the desired dc voltage
ratio. The 1D-FFSVM technique has been used in this paper.
In order to make the paper self-contained and to improve the
clarity of the text, a summary of the 1D-FFSVM technique is
presented.
The 1D-FFSVM technique determines several factors k1, k2
and k3 depending on the actual dc voltage values of the CHB
as is summarized in Table II. In this table, factor ρ is defined
as
ρ =
1
VC1 + VC2
. (2)
In [15], the dc voltage ratio control of a two-cell single-
phase CHB is studied in detail. Different cases have to be
studied depending on the actual values of the dc voltages and
the sign of the phase current Iab. The effect of each switching
state on the dc voltages is well known and is applied to
multilevel converters along with the concept of the redundant
vectors in the SVM strategies to control the dc voltages of
the dc link in different multilevel converter topologies. In
the 1D control regions of the 1D-FFSVM technique with dc
voltage ratio control, the switching states of the converter that
lead to increase the voltage unbalance have been eliminated
and therefore are reduced versions of the general 1D control
regions. Table III is used to define all the cases when the
desired dc voltage ratio is 1:1 (cases from A to H). In addition,
in Table III the desired evolution of the dc voltages of the CHB
is shown in the fourth column. This information is useful when
the dc voltage ratio k:1 (k different of 1 is studied).
For each case (from A to H), reduced versions of the 1D
control regions similar to those presented in Fig. 2 have to be
used to determine the switching sequence and the switching
times. Once the 1D control region to be considered is known,
the 1D-FFSVM technique with dc voltage ratio control carries
out a normalization of the phase voltage Vab obtaining factor
a as
TABLE II
ki FACTORS DEFINITIONS [15]
DC Voltage ki factors
Condition expression
VC2 < VC1 ≤ 2VC2
k1 = ρ(VC1 − VC2)
k2 = ρVC2
k3 = ρVC1
VC1 > 2VC2
k1 = ρVC2
k2 = ρ(VC1 − VC2)
k3 = ρVC1
VC1 < VC2 ≤ 2VC1
k1 = ρ(VC2 − VC1)
k2 = ρVC1
k3 = ρVC2
VC2 > 2VC1
k1 = ρVC1
k2 = ρ(VC2 − VC1)
k3 = ρVC2
TABLE III
CASES OF STUDY OF THE DC VOLTAGE RATIO CONTROL STRATEGY WITH
DC VOLTAGE RATIO 1:1 [15]
Phase Actual dc Voltage Desired dc
Current dc Voltage Ratio 1:1 Voltage Condition
Condition Condition Case V ∗C1,V
∗
C2
Iab > 0
VC2 < VC1 ≤ 2VC2 Case A ↓, ↑
VC1 > 2VC2 Case B ↓, ↑
VC1 < VC2 ≤ 2VC1 Case C ↑, ↓
VC2 > 2VC1 Case D ↑, ↓
Iab ≤ 0
VC2 < VC1 ≤ 2VC2 Case E ↓, ↑
VC1 > 2VC2 Case F ↓, ↑
VC1 < VC2 ≤ 2VC1 Case G ↑, ↓
VC2 > 2VC1 Case H ↑, ↓
TABLE IV
SWITCHING SEQUENCE AND SWITCHING TIMES FOR CASE A [15]
Condition
Switching Switching Times
Sequence (t2 = 1− t1)
−k3 > a ≥ −1 01-00 t1 = a+11−k3
−k1 > a ≥ −k3 02-01 t1 = a+k3k3−k1
0 > a ≥ −k1 11-02 t1 = a+k1k1
k2 > a ≥ 0 12-11 t1 = ak2
1 ≥ a ≥ k2 22-12 t1 = a−k21−k2
a =
Vab
VC1 + VC2
= ρVab. (3)
Using the factors k1, k2 and k3 defined in Table II, and
depending on the unbalance case from A to H determined
in Table III, an iterative geometrical search of factor a in
the resulting reduced 1D control region finally determines the
switching sequence and the switching times. The switching
sequence is formed by the two nearest switching states of
the 1D control region. As an example, the results obtained
for case A are summarized in Table IV. Similar tables were
obtained for all the cases [15]. All the determined switching
sequences generates the desired phase voltage Vab whilst the
dc voltages tend to be controlled towards their desired values.
The calculations involved in the process are very simple.
IV. DC VOLTAGE RATIO CONTROL FOR MULTILEVEL
SDC-CHB
The aim of this paper is to control any dc voltage ratio
using a SDC-CHB always fulfilling that VC1 ≥ VC2. As was
mentioned in section II previous works have demonstrated
that some specific dc voltage ratios can be controlled choos-
ing properly the redundant switching states in the switching
sequence. DC voltage ratios different of 1:1 or 2:1 are not
controlled because the redundancy property is lost. In this
paper, using the 1D-FFSVM technique and the proposed dc
voltage ratio control method any dc voltage ratio can be
achieved. However, it should be noticed that the controllability
of the system has to be studied because it depends on the
desired dc voltage ratio and the power factor as is addressed
in section V.
The proposed way to control the balance of the dc voltage
of the floating cell of the two-cell SDC-CHB inverter is similar
to the technique to carry out the dc voltage control for the two-
cell CHB acting as a synchronous rectifier. As was mentioned
before, this technique is based on the exclusion of the inappro-
priate states in the switching sequence regardless of whether
or not they are redundant. In this paper, a generalization of the
method is presented in order to achieve any dc voltage ratio
using the two-cell SDC-CHB acting as an inverter.
A. Target: DC voltage ratio 1:1
In this section of the paper the control objective is to have
the same voltage in each cell of the SDC-CHB. The dc voltage
control method summarized in previous section is directly
applied to the two-cell SDC-CHB. The determination of the
switching sequence and the switching times follows the next
steps:
1) Determination of the ki factors using Table II.
2) Determination of the unbalance case (from A to H) using
Table III.
3) Normalization of the desired phase voltage V ∗ab using
expression (3) obtaining factor a.
4) Geometrical search of factor a in the reduced 1D control
region. The switching sequence and the switching times
are calculated using tables similar to Table IV depending
on the unbalance case (from A to H) [15]. These tables
describe the modulation strategies related to 1D control
regions similar to those shown in Fig. 2 where some of
the switching states have been eliminated because they
tend to unbalance the dc voltages of a multilevel CHB.
Therefore, the same modulation strategy can be used to
control the dc voltage of the two-cell SDC-CHB.
B. Target: DC voltage ratio k:1
Taking into account any current and voltage condition, any
case considering the dc voltage ratio k:1 can be reduced to
a case present on the dc voltage ratio 1:1 study (cases from
A to H) summarized in Table III. Depending on the desired
value of the dc voltage ratio k, Table V or Table VI has to be
used to achieve the dc voltage ratio target. Table V shows the
case 2 > k ≥ 1 and Table VI shows the case k ≥ 2.
In order to understand these tables, several examples are
shown. Firstly, let’s assume that the desired dc voltage ratio
is 1.5:1, the phase current Iab is positive and the actual dc
voltage unbalance fulfills that VC2 < VC1 ≤ 1.5VC2. These
conditions included in those defined for case A in Table III for
a desired dc voltage ratio equal to 1:1. Under these voltage and
current assumptions, it can be noticed that it is desired that VC1
increases and VC2 decreases to achieve the 1.5:1 dc voltage
ratio. These desired dc voltage conditions (VC1 ↑, VC2 ↓),
shown in the fourth column of Table V, do not coincide with
the desired dc voltage conditions of case A in Table III where
it is desired completely the opposite. Cases A, B, C and D
have opposite effects on the dc voltage values compared with
cases E, F, G and H respectively. Therefore, in the example
TABLE V
CASES OF STUDY OF THE DC VOLTAGE RATIO CONTROL STRATEGY WITH
DC VOLTAGE RATIO k : 1, 1 ≤ k < 2
Phase Actual Associated Desired dc
Current dc Voltage dc Voltage Voltage Condition
Condition Condition Ratio 1:1 Case V ∗C1,V
∗
C2
Iab > 0
VC2 < VC1 ≤ kVC2 Case E ↑, ↓
2VC2 ≥ VC1 > kVC2 Case A ↓, ↑
VC1 > 2VC2 Case B ↓, ↑
VC1 < VC2 ≤ 2VC1 Case C ↑, ↓
VC2 > 2VC1 Case D ↑, ↓
Iab ≤ 0
VC2 < VC1 ≤ kVC2 Case G ↑, ↓
2VC2 ≥ VC1 > kVC2 Case E ↓, ↑
VC1 > 2VC2 Case F ↓, ↑
VC1 < VC2 ≤ 2VC1 Case G ↓, ↑
VC2 > 2VC1 Case H ↑, ↓
TABLE VI
CASES OF STUDY OF THE DC VOLTAGE RATIO CONTROL STRATEGY WITH
DC VOLTAGE RATIO k : 1, k ≥ 2
Phase Actual Associated Desired dc
Current dc Voltage dc Voltage Voltage Condition
Condition Condition Ratio 1:1 Case V ∗C1,V
∗
C2
Iab > 0
VC2 < VC1 ≤ 2VC2 Case E ↑, ↓
kVC2 ≥ VC1 > 2VC2 Case F ↑, ↓
VC1 > kVC2 Case B ↓, ↑
VC1 < VC2 ≤ 2VC1 Case C ↑, ↓
VC2 > 2VC1 Case D ↑, ↓
Iab ≤ 0
VC2 < VC1 ≤ 2VC2 Case A ↑, ↓
kVC2 ≥ VC1 > 2VC2 Case B ↑, ↓
VC1 > kVC2 Case F ↓, ↑
VC1 < VC2 ≤ 2VC1 Case G ↑, ↓
VC2 > 2VC1 Case H ↑, ↓
case, the final case to be applied is case E in order to fulfill
with the desired dc voltage conditions (VC1 ↑, VC2 ↓).
On the other hand, let’s assume in a second example that
the desired dc voltage ratio is 1.5:1, the phase current Iab
is positive and the actual dc voltage unbalance fulfills that
2VC2 ≥ VC1 > kVC2. This dc voltage condition also is
included in case A in Table III for a desired dc voltage
ratio equal to 1:1. In this second example, the desired dc
voltage conditions, shown in the fourth column of Table V,
are (VC1 ↓, VC2 ↑) what coincides with the desired dc voltage
conditions of case A in Table III. Therefore, the case to be
applied in order to tend to the desired dc voltage ratio 1.5:1 is
case A. All the cases for desired dc voltage ratios k:1 can
be studied using similar considerations and the results are
summarized in Table V and Table VI.
Finally, as a summary, the determination of the switching
sequence and the switching times to achieve an specific desired
dc voltage ratio k:1 follows the next steps:
1) Determination of the ki factors using Table II.
2) Determination of the unbalance case (from A to H) using
Table V or Table VI depending on the value of the
desired dc voltage ratio k.
3) Normalization of the desired phase voltage V ∗ab using
expression 3 obtaining factor a.
4) The switching sequence and the switching times are
calculated using tables similar to Table IV depending
on the unbalance case (from A to H).
As can be observed, the step 2 is the only difference between
the dc voltage ratio 1:1 case and any dc voltage ratio k:1.
The proposed technique can be extended to SDC-CHB with
more than two H-bridges. The required study to extend the
proposed modulation technique for SDC-CHB with higher
number of power cells rises proportionally in complexity, since
the number of cases to be analyzed increases. However, this
study can be done offline writing similar tables compared with
those obtained for the two-cell SDC-CHB case. However, it
should be noticed that the online calculations needed to exe-
cute the corresponding modulation technique do not increase
significantly. This fact was also reported for the 1D-FFSVM
technique in [15].
V. ANALYSIS OF THE CONTROLLABILITY OF THE
SDC-CHB
An analysis of the performance of the SDC-CHB in terms
of the limits of the output phase voltage and loading conditions
is presented in this section. The fundamental harmonic of the
output phase voltage (Vab,1), the fundamental harmonic of the
phase current (Iab,1) and the fundamental harmonic of the
output voltage of each H-bridge (Vm1,1,Vm2,1) are considered
in this analysis. A phasorial representation, as in [27], is
used plotting the RMS values of these magnitudes defined
respectively as vab, iab, v1 and v2. As Vab=Vm1+Vm2, it is
fulfilled that Vab,1=Vm1,1+Vm2,1 and vab=v1+v2. In addition,
in these phasorial diagrams, the maximum output voltages in
RMS of each H-bridge can be calculated as
vc1 =
2
√
2
pi
VC1
vc2 =
2
√
2
pi
VC2. (4)
A. Output voltage analysis
In the SDC-CHB operation, the average active power de-
manded by the load has to be provided by the fixed cell. The
floating cell only can contribute with reactive power, on the
contrary the floating capacitor voltage changes. The maximum
output voltage that can be achieved by the SDC-CHB depends
on the ratio between the RMS value of the voltage of the fixed
voltage cell (vc1) and the RMS value of the desired phase
voltage (vab). Two situations have to be considered:
1) vc1 ≥ vab: In this case vab can be generated only using
the fixed cell. Fig. 3 shows this situation for a certain load
value. In this figure the red marked region represents the set
of points that can be used to compose vab. In steady state
operation, only the points located over the segment MN in Fig.
3 ensure that the floating capacitor voltage remains constant.
These points are located over the perpendicular line to the
phase current iab representing only reactive power exchange
between the floating cell and the load. The rest of points inside
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Fig. 3. Reachable area when vc1 ≥ vab. Stable operation points.
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Fig. 4. Reachable area when vc1 < vab. Stable operation points.
the red marked area, although can be chosen to generate vab,
induce variations in the floating capacitor dc voltage. There is
some active power extracted or injected from the floating cell,
depending on the projection of vc2 over iab. However, these
points can be used during the transient operation to regulate
the floating capacitor dc voltage value.
As was said above, if the desired phase voltage vab is less or
equal than vc1, it can be generated only with the fixed voltage
H-bridge. However, some extra advantages can be found in the
sense of enhancement of the quality of the output waveform
because, depending on the actual dc voltage ratio, new output
voltage levels can be used if the floating H-bridge is used.
2) vc1 < vab: In this case the phase voltage vab can not be
generated only with the fixed cell and therefore the floating cell
contributes critically in the generation of the phase voltage.
Fig. 4 shows this situation for a certain load value. Again
the red marked region represents the set of points that can be
used to compose vab, and the points located over the segment
MN are those that only exchange reactive power between the
floating cell and the load ensuring that the floating capacitor
voltage remains constant. A similar analysis compared with
that done in subsection V-A1 can be done. Similar conclusions
concerning the points that should be used during steady and
transient state can be obtained. However new conclusions
related with the advantages and disadvantages can be done.
It can be noticed that if desired phase voltage vab is
greater than vc1, the maximum phase voltage that can be
generated with the SDC-CHB exceeds to that generated with
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Fig. 5. Maximum stable phase voltage achieved by the two-cell SDC-CHB.
the fixed voltage H-bridge. As a consequence, the SDC-CHB
expands the load operation range over the a simple H-bridge
converter. The maximum stable phase voltage that can be
achieved depends on the values of vc1 and vc2. Fig. 5 shows
the maximum output voltage that can be generated by the
SDC-CHB for a given load.
It can be observed that the maximum active and reactive
power consumed by the load are fixed by the values of vc1
and vc2. The active power provided by the SDC-CHB has
to be generated from the fixed cell. For this reason only the
reactive power range of the converter is expanded. As well
as the load operation range increase, the enhancement of the
quality of the output waveform is also added as new output
voltage levels appear depending on the dc voltage ratio.
B. Output load analysis
As was pointed out in section V-A, the output load oper-
ation range of the SDC-CHB only exceeds the fixed voltage
H-bridge when vc1 < vab. For this reason in this section only
this case is studied.
To develop the analysis of the output load range, it is
assumed that the phase voltage Vab tracks a sinusoidal wave-
form reference with fixed amplitude. Fig. 6 shows that it is
not possible to use any load power factor to achieve stable
operation in the SDC-CHB. Fig. 6a shows a load power
factor with unstable operation. The phase voltage vab can be
reached using for instance the point Q. However this point
involves active power drawn from the floating cell leading
to an unstable operation of the SDC-CHB. To avoid this,
it is necessary to ensure that only reactive power is drawn
from the floating cell. Fig. 6b shows the maximum load
power factor that ensures SDC-CHB operation without active
power supplied from the floating cell. In this case the phase
voltage vab can be reached from point M. This operation
point represents the maximum load power factor that could
be connected to the SDC-CHB to achieve stable operation for
a given output voltage.
It should be pointed out that the load power factor can be
decreased without restrictions. Fig. 7 shows the output load
operation range for loads with inductive power factor. It can be
observed that the load angle can vary from ϕmin represented
by point M to pi/2 obtained in point O. Any intermediate angle
can be used as the converter load, for example point N. An
analogue representation can be done for loads with capacitive
power factor only changing the sign of the angles ϕ.
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Fig. 7. Converter operation load range with inductive power factor.
VI. EXPERIMENTAL RESULTS
The proposed control strategy to achieve any dc voltage ratio
for a single-phase two-cell SDC-CHB has been experimentally
tested in a 5 kVA laboratory prototype shown in Fig. 8. The
SDC-CHB inverter is connected to a RL load (R=7 Ω, L=2
mH.) In this experiment, VC1 voltage value is fixed by an
external ac/dc diode bridge (VC1=60 V) and VC2 voltage is
controlled using the proposed dc voltage ratio control strategy.
A. Target: dc voltage ratio 1:1
The experimental results when the desired dc voltage ratio
is 1:1 are shown in Fig. 9. The desired phase voltage is 50
VRMS . It can be seen that using the 1D-FFSVM technique
within the dc voltage ratio control method, the floating voltage
of the capacitor VC2 is controlled fulfilling that VC1=VC2=60
V. At the same time, the generated phase voltage and phase
current have good quality achieving a total harmonic distortion
value of the phase current considering up to 50th harmonic
order (THD50) equal to 5.72%.
B. Target: dc voltage ratio k:1
The desired phase voltage is in this case 35 VRMS . Firstly
the desired dc voltage ratio is 1.5:1. The results are shown
in Fig. 10 where it can be seen that the desired dc voltage
ratio is achieved since VC1=60 V and VC2=40 V. In a second
experiment, the desired dc voltage ratio is fixed to 3.5:1. The
results are shown in Fig. 11 where the desired dc voltage ratio
is also achieved since VC1=60 V and VC2=17.15 V.
It can be seen from Fig. 10 and Fig. 11 that the phase
voltage and the phase current waveforms are slightly distorted
compared with the output current using a voltage ratio 1:1
(Fig. 9). In fact, the THD50 value of the phase current of Fig.
10 and Fig. 11 are respectively equal to 6.45% and 6.81%.
This distortion depends on the chosen dc voltage ratio and
does not depend on the loading conditions. Using a dc voltage
ratio k:1 different of 1:1 or 2:1 the phase voltage becomes
deteriorated. Using dc voltage ratio 1:1 or 2:1 the redundancy
property permits to achieve the desired output voltage without
distorting the control region even eliminating some switching
states because they are redundant. Using a dc voltage ratio
k:1 different of 1:1 or 2:1 the redundancy property is lost and
eliminating some switching states the control region changes.
This fact creates higher voltage steps in the modulated phase
voltage. However, it can be noticed that using a dc voltage ratio
k:1 different of 1:1 or 2:1, nine different output voltages can
be achieved by the single-phase two-cell SDC-CHB. Using the
dc voltage ratio 1:1 or 2:1 the number of output voltage levels
is five and seven respectively. The increase of the number of
output voltage levels with dc voltage ratio k:1 compensates the
slight distortion of the phase voltage and phase current making
comparable the total harmonic distortion (THD) of the output
waveforms.
An experiment testing the stability of the system has been
performed and the results are shown in Fig. 12. In the ex-
periment, the two-cell SDC-CHB converter is firstly working
under a steady state stable situation. The fixed voltage VC1
is 60 V and the floating voltage VC2 is 40 V (desired dc
voltage ratio equal to 1.5:1). The converter is connected to a
RL load (R=7 Ω, L=2 mH.) and the desired modulated RMS
phase voltage vab is 35 VRMS . Suddenly, vab value is changed
to 60 VRMS making the converter operation unstable. This
Fig. 8. 5 kVA single-phase two-cell SDC-CHB prototype.
Fig. 9. Experimental Results for the SDC-CHB with dc voltage ratio target
1:1. Phase voltage (Vab), phase current (Iab) and dc voltage of the floating
H-bridge (VC2).
Fig. 10. Experimental Results for the SDC-CHB with dc voltage ratio target
1.5:1. Phase voltage Vab (Channel 1), phase current Iab (Channel 2) and dc
voltage of the floating H-bridge VC2 (Channel 3).
Fig. 11. Experimental Results for the SDC-CHB with dc voltage ratio target
3.5:1. Phase voltage (Vab), phase current (Iab) and dc voltage of the floating
H-bridge (VC2).
Fig. 12. Stability test of the SDC-CHB with dc voltage ratio target 1.5:1.
Phase current (Iab) and dc voltage of the floating H-bridge (VC2).
Reachable area
vc1vc1
vc2
vc2
isis
vab vab
S
R
φφ
ba
Fig. 13. Analytical situations of the stability experiment shown in Fig. 12.
a) Stable operation with vab= 35 VRMS b) Unstable operation with vab= 60
VRMS .
phenomenon can be explained using the phasorial diagram
of the system under both experimental conditions. In Fig.
13, the stable and the unstable operation of the converter is
represented. It is clear that the converter can generate vab=
35 VRMS with the actual phase angle of the experiment
(ϕ=5.12o) because there are possible solutions to achieve the
desired dc voltage ratio with no active power drawn by the
floating voltage cell (all the solutions between point R and S).
However, when the desired phase voltage is vab= 60 VRMS ,
there are not points of the reachable area where this active
power is zero. Therefore the floating voltage of the cell drops
to zero and the control can not be achieved.
VII. CONCLUSIONS
In this paper, the dc voltage ratio control of a single-phase
two-cell CHB fed using only a dc source (called in this paper
SDC-CHB) is presented. This control technique is based on
the elimination of the switching states which tend to make
unstable the floating dc voltage. Using the proposed control
strategy any dc voltage ratio k:1 (k ≥ 1) can be achieved but
taking into account the controllability limits of the system. In
this way, an analysis of the stable operation of the SDC-CHB
depending on the desired phase voltage to be generated and
the loading conditions has been addressed.
The proposed dc voltage ratio control technique is ap-
plied using the 1D-FFSVM for multilevel CHB. Using this
feed-forward modulation and the proposed dc voltage ratio
control technique, the phase voltage is generated even under dc
voltages unbalanced situations reducing the output waveforms
distortion. In this way, a good performance under transient or
steady state dc voltages unbalance is achieved. The technique
can be extended to be applied to SDC-CHB converters with
more than two H-bridges with the consequent increase of the
necessary operations. However, it can be noticed that this
study can be done offline writing similar tables compared with
those obtained for the two-cell SDC-CHB case. The online
calculations needed to execute the corresponding modulation
technique do not increase significantly.
Experimental results using a 5 kVA two-cell single-phase
SDC-CHB are shown in order to validate the proposed dc
voltage ratio control technique.
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